

High Performance and Low Power Mono Audio CODEC

Description

The MB66A8 is a high-performance, low-power, mono audio CODEC optimized for use in portable applications. The device integrates support one fullydifferential analog microphone input and mono line output driver.

The mono 24-bit multi-bit sigma delta ADC with digital decimation filters has programmable gain with automatic gain control (AGC). Digital audio output word length from 8-24 bits and sampling rates from 8kHz to 48kHz are supported.

A multi-bit sigma delta DAC is used with digital audio input word length from 8-24 bits and sampling rates from 8 to 48kHz. The mono 3-stage biquad filter can be used to provide more flexible filtering of the output signal than can be achieved using the 3-band equalizer. The biquad filters can be used for the implementation of low-pass, high-pass or notch filters.

The MB66A8provides many formats of serial audio data interface to the input of the DAC or output from the ADC through LRCK, BCLK and SDIN/SDOUT pins. These formats are I2S, left justified, right justified, PCM mode.

The MB66A8 is controlled through TWI (2-wire serial interface). The clock supports up to 400 KHz rate. It works only in the slave mode.

Applications

- Portable audio applications
- Digital Cameras and video cameras
- Wireless headset
- Tablets and e-Books

ADC

- Mono ADC with 105dB SNR typically(A-weight);
- -80dB THD+N @ 0 dB gain and 1.0Vpp input;
- Mono Fully-differential analog microphone input with 0dB~30dB boost amplifier gain;
- ADC sample rates supported: 8k, 11.025k, 12KHz, 16kHz, 22.05kHz, 24kHz, 32kHz, 44.1kHz, 48kHz;
- Programmable Microphone Bias 1.8V~2.4V;
- Support Automatic Gain Control (AGC) adjusting the ADC recording output;

DAC

- Mono DAC with 105dB SNR typically(A-weight);
- -87 dB THD+N @ 0dB line-outGain;
- Mono Fully-differential Line Output with 1.0Vrms maximum output voltage;
- DAC sample rates supported: 8k, 11.025k, 12KHz, 16kHz, 22.05kHz, 24kHz, 32kHz, 44.1kHz, 48kHz;
- 3 bands parametric Biquad filter for EQ in DAC path;

System

- One TWI control interface up to 400 kHz;
- One 8KHz ~ 48KHz I2S/PCM interface;
- Adjustable 44.1K/48K sample rate without software driver;
- 2 Integrated LDOs, analog LDO output is 1.8V, digital

LDO output is 1.2V;

• 3 mm x 3 mm 20-pin QFN Package, pitch 0.4mm;

Low Power

- Support single 1.8V or 3.3V power supply;
- < 3mA Mono 48ksps ADC Record with fullydifferential analog microphone input;
- < 3mA Mono 48ksps DAC Playback with line-out driver output;



1. Electrical Characteristics

1.1 Absolute Maximum Ratings

Absolute maximum ratings are those values beyond which damage to the device may occur. Table 5-1 specifies the absolute maximum ratings over the operating junction temperature range of commercial and extended temperature devices.

beyond those listed under Table 5-1 may affect reliability or cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under Section 5.2, *Recommended Operating Conditions*, is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

Table 5-1. Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Unit	
VCC	Digital power for digital I/O buffer (I2S&TWI) and supply for inner			3.63	V
	MLDO&DLDO&ALDO.				
VDDC	Digital power for Audio CODEC DLDO.	-0.3	1.98	V	
AVCC	Analog power for Audio CODEC ALDO.	-0.3	1.98	V	
MBIAS	Analog power for microphone b	-0.3	3.63	V	
	MLDO.				
T _A	Operating Ambient Temperature.		-40	85	°C
V _{ESD}	Electrostatic Discharge	Human Body Model(HBM) ⁽¹⁾	TBD	TBD	V
		Charged Device Model(CDM) ⁽²⁾	TBD	TBD	V
I _{Latch-up}	Latch-up I-test performance cu	ТВ			
	pin ⁽³⁾			D	
	Latch-up over-voltage performa	ТВ			
	pin ⁽⁴⁾		D		

(1). Test method: JEDEC JS-001-2012(Class-3A). JEDEC publication JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

(2). Test method: JESD22-C101F(Class-C1). JEDEC publication JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

(3). Current test performance: Pins stressed per JEDEC JESD78D(Class I, Level A) and passed with I/O pin injection current as defined in JEDEC.

(4). Over voltage performance: Supplies stressed per JEDEC JESD78D(Class I, Level A) and passed voltage injection as defined in JEDEC.



2. Block Diagram

Figure 2-1 shows the block diagram of MB66A8CODEC.



3. Typical Applicationn





MB66A8

4. Pin Assignment

Figure 3-1 shows the pin assignment of MB66A8 CODEC.



Figure 3-1 Pin Assignment

Table 3-1 Pin Function Descriptions	
-------------------------------------	--

Pin Number	Signal Name	Туре	Description			
Digital IO Pins (9 pins)						
20	SCK	Ι	TWI interface serial clock input(Open-drain).			
1	SDA	I/O	TWI interface serial data(Open-drain).			
3	NOSWM	Ι	No software driver mode on.			
14	LRCK	I/O	I2S interface synchronous clock.			
15	DEVID	Ι	TWI interface device ID control.			
16	MCLK	Ι	I2S interface master input clock.			
17	BCLK	I/O	I2S interface serial bit clock.			
18	SDIN	Ι	I2S interface serial data input.			
19	SDOUT	0	I2S interface serial data output.			
Analog IO Pins (4 pins)						
7	MICP	Ι	Positive differential input for MIC.			
8	MICN	Ι	Negative differential input for MIC.			
12	LOUTN	0	Differential negative output to line-out amplifier.			
13	LOUTP	0	Differential positive output to line-out amplifier.			



Note: O for output, I for input, I/O for input/output, P for power, and G for ground.



5. Package Dimension



Figure 4-1 shows the package dimension of MB66A8 CODEC.

SVMDOI	MILLIMETER				
SYMBOL	MIN	NOM	MAX		
Α	0.70	0.75	0.80		
A1	_	0.02	0.05		
b	0.15	0.20	0.25		
с	0.18	0.20	0.25		
D	2.90	3.00	3.10		
D 2	1.55	1.65	1.75		
e	0. 40BSC				
Ne	1.60BSC				
Nd	1.60BSC				
Е	2.90	3.00	3.10		
E2	1.55	1.65	1.75		
L	0.35	0.40	0.45		
h	0.20	0.25	0.30		

Figure 4-1 Package Dimension